

**Notice of References Cited**

Application/Control No.

09/680,370

Applicant(s)/Patent Under  
Reexamination  
SCHNEIDER, CLAUS

Examiner

Mary J. Steelman

Art Unit

2122

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,513,119	04-1996	Moore et al.	716/8
*	B	US-5,671,416	09-1997	Elson, David	717/106
*	C	US-5,943,674	08-1999	Schofield, Andrew	707/104.1
*	D	US-6,519,755 B1	02-2003	Anderson, Glen R.	716/18
*	E	US-6,581,191 B1	06-2003	Schubert et al.	716/4
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Dossis, Michael F; Noras, James M; Porter, Gary J; "Synthesis of Customised Hardware from ADA", p. 229-232, Circuits and Systems 1994, IEEE, retrieved 08/30/2004.
	V	Hofmann, Klaus; Glesner, Manfred; Sebe, Nicu; Monolescu, A; Marco, Santiago; Samitier, Josep; Karam, Jean-Michel; Courto Bernard; "Generation of the HDL-A-model of a Micromembrane from its Finite-element-description", IEEE 1997, retrieved 08/30/04.
	W	Kreuzer, Werner; Gotschlich, Martin; Wess, Bernhard; "A Retargetable Optimizing Code Generator for Digital Signal Processors p. 257-260, 1996 IEEE, retrieved 08/30/04.
	X	Lamb, David Alex; "IDL: Sharing Intermediate Representations", p. 297-318, retrieved 08/30/2004.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.